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Abstract
Signal vias are commonly used in multilayer printed circuit board (PCB) design.
For a signal via transitioning through the internal power and ground planes, the return
current has to jump from one reference plane
to another reference plane. The discontinuity of the return current a t the via excites
the power and ground planes, and results in
power bus noise, and can produce an EM1
problem as well. Numerical methods, such
as finite-difference time-domain (FDTD),
Moment Methods (MOM), and partial element equivalent circuit (PEEC), were employed herein to study this problem. The
modeled results were supported by the mea91

surement:;. In addition, the EM1 mitigation
approach of adding decoupling capacitors
was investigated with the FDTD method.

I. Introduction
Routing

it

signal trace on different planes

is widely used in multi-layer PCB design
due to increasing board density. The DC
power bufj is usually placed as eqtire internal planes, and the inter-plane capacitance
is beneficial for EMC purposes. A typical
routing of the signal trace with a via transition on a 4-layer board is shown in Figure 1. The signal transitions through a via
that penetrates the internal DC power bus,
and the s,ignal trace is referenced to dif-

ferent planes on the opposite board sides.
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At high frequencies, the signal return current at the via has to make a transition
from the lower reference plane to the upper reference plane. Since the interplane capacitance of the reference planes provides
a nominally low-impedance path (except at
certain resonance frequencies), the current

.......,
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Figure 1.
A signal via transitioning through internal power and
ground planes.

may return by displacement current. As a
result, this return displacement current excites the power planes, and results in an

and measuring an experimental board. For
this purpose, the 4-layer test board was con-

EM1 problem. Similar problems were stud-

structed to have internal power and ground

ied with the via parameters extracted from

planes, and a signal via transition.

the analysis of via interconnects [l].In ad-

configuration o€ the board is shown in Fig-

dition, the waveforms a t the source and load

ures 2 and 3. A signal trace was routed

for a signal trace with via transitions were

on the top and bottom planes, and connected by a via penetrating the power and
ground planes. The line-width of the signal trace was 10 mils., and the trace had
a microstrip line structure. The characteristic impedance of the singal trace was
88 R, and the bottom trace was terminated
with a 91 Q resistor. The length of the
signal trace on the top and bottom planes
was 5 cm. ‘The test board had a dimension of 15 cm x 10 cm, a dielectric constant of 3.5, and a layer spacing of 45 mils.
For investigating the EM1 from the power
planes, probes were attached to the power
planes, and S-parameters were measured.
An HP8753D network analyzer was used, -to
measure the IS211of the test board. Port 1 of
the network analyzer was connected to the
signal trace on the top plane, and Port 2 was
connected to the power planes, as shown in
Figure 3. Two 0.085” semi-rigid coaxial ca-

previously studied for signal integrity purposes [2]. In an effort to mitigate the EM1
resulting from a signal via transition, decoupling capacitors might be placed near the
via to provide a low-impedance path for the
return current. However, the impedance of
the decoupling capacitor interconnect will
limit the effectiveness of this strategy. The
EM1 resulting from the DC power bus due to
the signal transition through vias, and placing decoupling capacitors to mitigate the
problem are studied herein with numerical
methods.

The modeled results were sup-

ported by measurements on the constructed
experimental boards.

11. EM1 modeling and measurements
EM1 resulting from the DC power bus with
a via transition was studied by modeling

The
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ble probes were built and soldered to the
test board t o make the ISzl1measurements.

The peaks of the lSzllare due t o the TMmn
modes of the DC power bus. In particular]

The same configuration was modeled with

the peaks a t 790 MHz and 1.06 GHz corre-

FDTD t o calculate the

spond to the TMol and

In the FDTD

TM20

modes. The

modeling, the signal trace was modeled with

results indicate that the power bus is excited

one PEC cell in width, and the dielectric

by the via transition.

layer was modeled with three cells. The cell
size was 1 mm x 0.254 mm x 0.356 mm,
and the total number of cells was 3.4 million. A thin-wire algorithm was used for
modeling the signal via [3]. A modulated
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Gaussian source with 50 R impedance was
placed a t Port 1, and Port 2 was modeled
with a 50 R load so that the ports of the network analyzer were correctly modeled. The
time step was 5.7 x

sec, and 40,000
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Figure 2. The top view of the test
bo,ard with a signal via transition.

time steps were used to record the time his-

R,n 2

tory of the voltages and currents a t Port 1
and Port 2. In addition, the dielectric loss
9 I n rcsl\lcn

of the board was modeled with an effective
conductivity [4]. The effective conductivity
was 4 x

S/cm in the modeling from

100 MHz t o 2 GHz. Other numerical methods] such as MO-M [5] and PEEC [6], were
used to model this test board, and IS211 calculated. For MOM modeling, the patch size
was approximately l/lOth of the shortest
wavelength, and 3000 unknowns were used

,

Pun I

Figure 3. The configuration of the two
port measurements on the power
planes.
Decoupliiig capacitors are often used as an
EM1 mitigation strategy. To test the effect of

ii

local decoupling capacitor, an

and solved. The power and ground planes

SMT decoupling capacitor was placed near
the via transition on the test board, and

were modeled as zero-thickness conductors.

was modeled with FDTD. For the same 4-

For PEEC modeling, the cell size was ap-1

layer P C B geometry] the decoupling capac-

proximately 1/12th of the shortest wavelength, with an unknown number of 4500.

itor was placed 2 mm away from the via,
as shown in Figure 2. The capacitor was

The modeled and measured results of

are shown in Figure 4. In general, the re-

0.01 p F , and had a 0.1 R resistance in series.
The values of the capacitor were determined

sults agree well from 100 MHz to 2 GHz.

from measurements. The interconnections
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the power bus inter-plane capacitance. Although a decrease of 2 to 8 dB in 15211 is
found at the peaks above 700 MHz, plac-
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ing multiple capacitors for every via transition is difficult t o implement in a high-
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density PCB design. Other EM1 mitigation
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formly on the board, and adding losses in
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series with the decoupling capacitors, must
be used to mitigate the EM1 resulting from

Figure 4. The modeled and measured
results of
of the test board.

the via transitions..
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of the capacitor with the power bus were
-20

also modeled in the FDTD modeling. Both
the modeled and measured results of

IS211,

as shown in Figure 5, showed little improvement with this decoupling capacitor present
on the board. This suggests the impedance
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of the SMT capacitor intercbnnect was significant compared with the impedance of the
DC power bus parallel planes. The interconnect inductance in this study was significant in part due to the thickness of the
test board. Therefore, a t high frequencies,
the return current primarily takes the displacement current path. To further study
the use of the decoupling capacitor for EM1
mitigation, four decoupling capacitors were
placed around the via symmetrically. The
location of the capacitors, and the FDTD
modeled IS2,I are shown in Figure 6. Two
values of decoupling capacitors, 0.01 p F and

Figure 5. The modeled and measured
results of IS21 I with a local decoupling capacitor.

111. Conclusions
Signal via transitioning through the DC
power bus can result in significant EM1
problems. This EM1 problem can be studied
and modeled with numerical methods. The

0.1 p F , were chosen, and the results of (S2ll
are identical above 100 MHz. The peak

numerical modeling is accurate and facilitates the analysis of the resulting EM1 from

a t 250 MHz is due to the interconnect in-

the PCB with varying board thickness, di-
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Figure 6. The modeled results of l S ~ l l
with four local decoupling capacitors.
electric constant, and decoupling capacitor
location. The effect of the local SMT decoupling is dependent on the interconnects
of the capacitors. Therefore, minimizing the
interconnect inductance is useful to mitigate
the EM1 from the power bus. In addition, a
low inter-plane impedance of the power bus
can help the current return. This can be
achieved by using a small layer spacing, and
a proper dielectric constant.
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